. (2024). Multi-level Sequential Circuit Partitioning for Delay Minimization of VLSI Circuits.
            <i>Journal of Information and Computing Science</i>. <i>2</i> (1).
            66-70.
         doi: